MSI

TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

BULLETIN NO. DL-S 7712476, OCTOBER 1976-REVISED AUGUST 1977

SN74LS362 ... J OR N PACKAGE

- Clock Generator/Driver for The TMS 9900 or Other Microprocessors
- High-Level 4-Phase Outputs
- Complementary TTL 4-Phase Outputs
- Self-Contained Oscillator Can be Crystal or Capacitor Controlled
- External Oscillator Can Be Used
- Clocked D-Type Flip-Flop With Schmitt-Trigger Input For Reset Signal Synchronization


TANK 1 TANK 2 TANK 1 TANK 2 TANK 2 TANK 1 TANK 2 TANK 3 TANK 3

description

The 'LS362 consists of an oscillator, divide-by-four counter, a second divide-by-four counter with gating to generate four clock phases, high-level (12-volt) output drivers, low-level (5-volt) complementary output drivers, and a D-type flip-flop controlled by an external signal and tha $\phi 3$ clock. The four high-level clock phases provide clock inputs to a TMS 9900 microprocessor. The four complementary TTL-level clocks can be used to time memory or other logic functions in a TMS 9900 computer system. The D-type flip-flop can be used to provide (for axampla) a raset signal to a TMS 9900, timed by $\phi 3$, on receipt of an input to the FFD input from power turn-on or a manual switch closure. Other applications are possible. A safety feature has been incorporated in the ϕ outputs such that if an open occurs in the V_{CC} supply common to 'LS362 and TMS 9900, the ϕ outputs will go low thus protecting the TMS 9900.


The frequency of the internal oscillator can be established by a quartz crystal or capacitor and LC circuit. Either a fundamental or overtone crystal may be used. The LC circuit connected to the tank inputs selects the desired crystal overtone or establishes the internal oscillator frequency when a capacitor is used instead of a crystal. An LC circuit must always be used at the tank inputs when using the internal oscillator. An external oscillator can be used, if desired, see "Applications Information" for details.

typical phase relationships of inputs and outputs (OSC is internal)



TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

functional block diagram



TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

schematics of inputs and outputs

EQUIVALENT OF D INPUT	EQUIVALENT OF OSCIN INPUT	EQUIVALENT OF XTAL 1 AND XTAL 2 INPUTS
VCC 20 kΩ NOM INPUT GND 1	VCC 2.3 kΩ NOM	INPUT GND 1
EQUIVALENT OF TANK INPUTS	TYPICAL OF \$1,\$2,\$3 AND \$4 OUTPUTS	TYPICAL OF OSCOUT, Q, AND ALL & TTL OUTPUTS
INPUT GND 1	VDD OUTPUT	OUTPUT OUTPUT

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage: VCC (see Note 1)																		. 7 ۷	
V _{DD} (see Note 1)																			
Input voltage: OSCIN																			
FFD															-0).5	٧	to 7 V	
Operating free-air temperature range	,														()°C	to:	5 70°C	
Storage temperature range																			

NOTE 1: Voltage values are with respect to the network ground terminals connected together.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Curaturalesas	Vcc	4,75	5	5.25	V
Supply voltages	V _{DD}	11.4	12	12.6	V
	φ1, φ2, φ3, φ4			-100	μΑ
-level output current, I _{OL}	All others			-400	μA
	φ1, φ2, φ3, φ4			4	mA
Low-level output current, IOL	All others			8	mA
Internal oscillator frequency, fosc			48	54	MHz
External oscillator pulse width, tw(osc)		25			nş
Setup time, FFD input (with respect to falling edge of φ3), t _{SU}		50			ns
Hold time, FFD input (with respect to falling edge of φ3), th		30			ns
Operating free-air temperature, TA		0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIO	NS	MIN	TYP#	MAX	UNIT
VIH	High-level input voltage				2			V
	Low-level	FFQ					0.5	V
VIL	input voltage	OSCIN					0.8	1 °
V _{T+} - V _{T-}	Hysteresis	FFQ			0.4	0.8		٧
VIK	Input clamp voltage		VCC = 4.75 V, VGO = 11.4 V,	1j = -18 mA			-1.5	V
VOH	High-level	φ1, φ2, φ3, φ4	V _{CC} = 4.75 V,	IOH = -100 HA	Vaa-2	V _{DD} -1.5	۷pa	l v
	output voitage	Other outputs	V _{DD} ≈ 11.4 V to 12.6 V	IQH = -400 µA	2.7	3,4		1 *
Vni	Low-level	φ1, φ2, φ3, φ4		IOL = 4 mA		0.25	0.4	
	output voltage	Other outputs	V _{CC} = 4.75 V, V _{DD} = 11.4 V	IDL = 4 mA		0.25	0.4	mA
	output voitage			IQL = 8 mA		0.35	0.5	
lı .	Input current et	FFD	V _{CC} = 5.25 V, V _{QD} = 12.6 V	V ₁ = 7 V			0.1	mA
lj.	meximum input voltage	OSCIN	VCC - 5.25 V, VGD - 12.6 V	V _I ~ 5.5 V			0.3] """
1	High-level	FFQ	V	V. = 22V			20	"A
ΙΗ	input current	DSCIN	V _{CC} = 5.25 V, V _{DD} = 12.6 V, V _I = 2.7 V	V - 2.7 V			60	1 " "
1	Low-lavel	FFD	V	V: =0.43/			-0.4	
IŧГ	input current	DSCIN	V _{CC} = 5.25 V, V _{DD} = 12.6 V,	V1 - 0.4 V			-0.4 -3.2 m/] ""^
	Short-circuit	All except	V				100	
las out	output current‡	\$1,\$2,\$3,\$4	V _{CC} * 5.25 V	~20		-100	mA	
las	Supply current from Vo		V _{CC} = 5.25 V, FFQ and OSCI	N at GNO,		105	175	mA
ICC	andbia consut mon a C	C	Gutputs open			105	0.1 m 0.3 m 20 p 60 p -0.4 m -100 m	""^
laa	Supply current from V		VCC = 5.25 V, VQQ = 12.6 V,			12	20	mA
laa	antibilit correct trom A	Ja	FFQ and OSCIN at GNO,	Outputs open		20	""	

 $^{^{\}uparrow}\text{All typical values are at V}_{CC} = 5 \text{ V, V}_{DD} = 12 \text{ V, T}_{A} = 25^{\circ}\text{C.}$


switching characteristics, $T_A = 25^{\circ}C$, $V_{CC} = 5 \text{ V}$, $V_{DD} = 12 \text{ V}$, $f_{OSC} = 48 \text{ MHz}$, see figure 1

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fout	Output frequency, any ϕ or $\overline{\phi}$ TTL			3		MHz
out	Output frequency, OSCOUT	ĺ		12		MHz
t _{c(ø)}	Cycle time, any	1		333		ns
t _{r(ø)}	Rise time, any φ output	1	5		20	ns
t _{f(φ)}	Fall time, eny ø output	1	5		20	ns
tw(φ)	Pulse width, any φ output high	i	40			ns
^t φ1L, φ2H	Delay time, $\phi1$ fow to $\phi2$ high		0	5	15	THE
^t ¢2L, ¢3H	Deley time, ¢2 low to ¢3 high		0	5	15	ns
φ3L, φ4H	Deley time, ¢3 low to ¢4 high		0	5	15	ns
φ4L, φ1H	Delay time, ¢4 low to ¢1 high	Output loads:	0	5	15	ns
φ1H, φ2H	Delay time, ¢1 high to ¢2 high	\$1,\$3,\$4: 100 pF to GND	70	83		ns
φ2H, φ3H	Daley time, ¢2 high to ¢3 high	¢2: 200 pF to GND	70	83		P6
φ3H, φ4H	Delay time, ¢3 high to ¢4 high	Others: $R_L = 2 k\Omega$,	70	83		ns
⁴ φ4Η, φ1Η	Delay time, ¢4 high to ¢1 high	C _L = 15 pF	70	83		ns
tøH, ₹TL	Galay time, ϕ_0 high to $\overline{\phi}_0$ TTL low	See Note 2		-8		ns
'φL, ΦTH	Delay time, ϕ_n low to ϕ_n TTL high			-19		ns
^t ø3L, QH	Delay time, \$\phi 3 low to FFQ output high			-7		ns
¹ø3L, QL	Delay time, \$3 low to FFQ output low			-12		ns
₩L, DSOH	Delay time, \$\phi\$ low to OSCOUT high			-5		ns
toH, DSOL	Dalay time, FFQ high to QSCDUT low			-13		ns

NOTE 2: Use load circuit for bi-state totem-pole outputs, page 3-11.

^{*}Not more then one output should be shorted at a time, and duration of the short-circuit should not exceed one second. Dutputs \$1\$, \$\phi_2\$, \$\phi_3\$, and \$\phi_4\$ do not have short-circuit protection.

PARAMETER MEASUREMENT INFORMATION



ŧ

TYPE SN74LS362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

APPLICATION INFORMATION

Figure 2 shows the 'LS362 connected to a TMS9900. The oscillator is shown operating with a quertz crystal and an I.C. circuit connected to the tank terminals

For operation of the TMS 9900 microprocessor et 3 MHz, tha frequency reference will need a resonent frequency of 48 MHz (16 x 3 MHz). A quartz crystel used as e frequency reference should be mede for series-moda operation with a resistance in the 20- to 75-ohm range end be capable of a minimum of 2 mW power dissipation. Typical frequency tolerence is $\pm 0.005\%$. For 48-MHz operation a third-overtone crystal is used. The inductence L connected across the tank tarminals should be 0.47 μ H \pm 10%, and the capacitance C (including board capacity) should be 22 pF \pm 5%. The LC circuit should be tuned to the third-overtone crystal frequency for best results. A 0.1- μ F capacitor can be substituted for tha quartz crystal. With a capacitor rether than a crystel, the LC tuned circuit establishes the operating frequencies. LC component velues for operation at any frequency can be computed from f_{OSC} = 1/(2 π VLC) where f_{OSC} is the oscillator frequency, L is the inductance velue in henries, end C is the capacitance value in ferads.


When the internel oscilletor is being used, OSCIN should be connected to V_{CC} through a rasistor (1 $k\Omega$ nominel) and an LC tank circuit must be connected to tha tank inputs. An axternal oscillator can be used by connecting it to OSCIN end disabling the internal oscillator by connecting the crystal terminals to V_{CC} and leaving tha tank inputs open. An externel oscillator must have e frequency four times the desired output clock frequency and a 25% duty cycle, See Figure 3,

Tha first low-level axternal clock pulse will preset tha divida-by-four counter, allowing the external oscillator signal to directly drive the phase generator. Figure 3 is a timing diagram illustrating operation with an axternal oscillator.

Rasistors between ϕ 1, ϕ 2, ϕ 3, and ϕ 4 outputs of the 'LS362 and the corresponding clock input terminals of the TMS 9900 should be in the 10- to 20-ohm range (Sea Figure 2). Their purpose is to minimize overshoot and undershoot. The required resistence value is dependent on circuit layout, Clock signal interconnections should be as short as possible.

The D-type flip-flop associated with pins FFD and FFQ can be used to provide a power-on reset end e menuel reset to the TMS 9900 as shown in Figure 4. A Schmitt-trigger circuit driving the D input generates a fast-rising waveform when the input voltage rises to e specific value. At power turn-on, voltage across the 0.1 μ F capacitor in Figure 4 will rise towards V_{CC}. This circuit provides a deley that resets the TMS 9900 after V_{CC} has stabilized. An optional manual reset switch can be connected to the delay circuit for resetting the TMS 9900 at any time. The TMS 9900 HOLD signal could alternately be actuated by FFD.

The ground terminals GND1 and GND2 should be connected together and to system ground.



TYPE SN74L8362 (TIM9904) FOUR-PHASE CLOCK GENERATOR/DRIVER

APPLICATION INFORMATION




FIGURE 3-EXTERNAL OSCILLATOR TIMING

